• Joined on 2026-02-23
A project for the software engineering course from my university.
Updated 2026-02-23 14:14:09 +01:00
A simple 8 Bit CPU-Design written in VHDL from a university course. Has some bugs.
Updated 2026-02-23 14:11:34 +01:00